Functional verification of hardware is used to verify functionality of the designed circuit. However, blocks in real hardware have delays associated with the logic elements and paths in them. Therefore, we must also check whether the circuit meets the timing requirements, given the delay specifications for the blocks. Checking timing requirements has become increasingly important as circuits have become smaller and faster. One of the ways to check timing is to do a
timing simulation that accounts for the delays associated with the block during the simulation.
Techniques other than timing simulation to verify timing have also emerged in design automation industry. The most popular technique is
static timing verification ...