O'Reilly logo

VHDL by Gaganpreet Kaur

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

9

Advanced Programming Concepts

CHAPTER OBJECTIVES
  • To resolve multiple driver signals
  • Learn about different attributes
  • To create libraries
  • Use of qualified expressions
9.1 MULTIPLE DRIVERS

Every output signal created has associated with it driver(s) which holds its values.

For Example:

 

s<= a XOR b;

In this signal s is driven by the expression value computed by ‘xor’ operation of ‘a’ and ‘b’. But at times, situation may arise where the same signal has more than one driving statements associated with it. This gives rise to following situations that are encountered in VHDL:

  • Inside a process

    s<= 1 after 3 ns, 4 after 6 ns, 12 after 20 ns

     

  • Between two or more processes

     

    P1: process()

           Begin

           ……..

           ……..

           s<= a; ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required