Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 10. Layout Parasitic Extraction and Electrical Modeling

10.1 Introduction

All electrical analysis flows are based on a methodology that incorporates a transistor or cell-based netlist with corresponding electrical parasitics from the layout interconnects annotated to the netlist to create a complete electrical model. There are layout parasitic extraction (LPE) algorithm trade-offs in terms of electrical accuracy, the number of RLC parasitic elements generated, RLC element reduction strategies (while maintaining a model of sufficient accuracy), and the EDA tool compute resources and runtime.

Traditionally, LPE tools from EDA vendors have used either of two methods for capacitance calculation, with distinct characteristics relative to ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645