Index

A

Ability of a single CPU, 394–395
Abundance of NOPs, 161
operations, 189
Acceleration – local oscillators, 334
Access pattern of a FIR filter, 481
Accessing RAM, 479
Accumulators of DSPs, 100–101
Acquisition of performance data, 348–349
Active power dissipation, 236
Actual FFT computations, 114–115
Actuators, 28–32
sensors, 28, 30
Adaptive filtering, 87, 220
FIR filter, 87
ADC processing, 81
ADCs, 70–71, 151
ADD operation, 438
Adder, 100–102, 124–125, 147–148
Addison-Wesley, 358, 538
Additional phases of optimization, 381–383
Additional tests, 328
Address Modes, 147–148
ADSL, 340–341
Advanced,
emulation technology, 330
event triggering, 326
high-performance DSPs, 44
ILP compilers, 238
Advantage of,
a VLIW DSP architecture, 97
multiple ...

Get DSP Software Development Techniques for Embedded and Real-Time Systems now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.

Start your free trial