Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 3. Hierarchical Design Decomposition

3.1 Logical-to-Physical Correspondence

As illustrated in Figure 3.1, two hierarchical models are maintained for an SoC design: a logical hierarchy and a physical hierarchy. The functional validation environment is developed around the logical hierarchy, with references to model registers and array storage that reflect the instance path concatenation. In addition to the top node of each model representing the full-chip SoC, there are correspondence points throughout the two hierarchies. Below the correspondence nodes in each model, the hierarchical decomposition diverges.

A figure shows two hierarchical models that are maintained for an S o C design.

Figure 3.1 Illustration of ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645