Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 7. Logic Synthesis

7.1 Level of Hardware Description Language Modeling

This section briefly reviews the topics introduced in Section 4.1. There are three principal semantic styles for HDL coding: behavioral, register-transfer level (RTL), and structural cell-level netlist.

Behavioral-level models utilize the concurrent sequential process (CSP) paradigm for time-based model simulation. Behavioral models allow a sequential statement flow within an active process evaluation that assigns a new signal value on a subset of the possible execution paths; as a result, there is an inferred signal state that retains its value when not explicitly assigned. The RTL coding style explicitly defines all data registers and finite state machine elements, ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645