Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 11. Timing Analysis

11.1 Cell Delay Calculation

As described in Section 10.2, the library cell characterization flow provides delay models and output signal slew data for input pin-to-output pin arcs, as a function of input signal slew and output capacitive load. The arc delays are typically provided in terms of Non-Linear Delay Model (NLDM) tables. Rather than use a single output slew value, output waveform tables are a more recent IP library release format, consisting of a set of (value, time) points, recorded for each input slew and output load characterization simulation. During characterization, the local supply and ground rail voltages in the simulation testcases reflect the best-case/worst-case assumptions on chip bump, global ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645