Skip to Main Content
VLSI Design Methodology Development, First Edition
book

VLSI Design Methodology Development, First Edition

by Thomas Dillinger
June 2019
Intermediate to advanced content levelIntermediate to advanced
752 pages
22h 19m
English
Pearson
Content preview from VLSI Design Methodology Development, First Edition

Chapter 14. Power Rail Voltage Drop Analysis

14.1 Introduction to Power Rail Voltage Drop Analysis

The power analysis flow described in Chapter 13, “Power Analysis,” provides power dissipation data used for thermal modeling of the die/package combination and for confirmation of the overall SoC power specification. The power analysis flow also provides localized power dissipation data for hot spot identification. A related analysis flow utilizes switching activity and cell characterization power supply current waveforms to calculate the voltage drop on the VDD power and ground (P/G) distribution rails.

Power rail voltage drop analysis involves applying cell current data to an extracted model for the P/G distribution network (PDN). A resistive ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Modern VLSI Design: System-on-Chip Design, Third Edition

Modern VLSI Design: System-on-Chip Design, Third Edition

Wayne Wolf
Digital Logic Design, 4th Edition

Digital Logic Design, 4th Edition

Brian Holdsworth, Clive Woods

Publisher Resources

ISBN: 9780135657645