March 2018
Intermediate to advanced
272 pages
7h 4m
English
The first level of cache, also known as the L1 cache, is a cache located almost as close as the registers to the ALU. The L1 cache is almost as fast as a register (about three times slower), and it has a very interesting property. Its internal structure can be represented as a lookup table. It will have two columns: the first will contain a memory address in the RAM, while the second will contain the contents of that memory address. When we need to load something from the RAM to a register, if it's already in the L1 cache, it will be almost immediate.
And not only that, this cache is usually divided in two very differentiated areas: the data cache and the instructions cache. The first will contain ...
Read now
Unlock full access