Index
Page numbers appearing in bold refer to definitions or significant sections within the document where the topic is covered in some depth (for example section headings).
- accelerator coherency port 24, 54, 156
- activation 409, 410, 419, 420, 425, 430–432
- activation function 409, 411, 416, 419–423, 429, 430, 432
- adaptive coding 356
- adaptive histogram equalisation 238, 262
- adaptive thresholding, see thresholding
- A/D conversion 1, 3, 6, 100, 106, 142, 196
- adder
- adjacency matrix 129
- affine transformation 59, 124, 293, 297, 299, 306, 312, 359, 362
- Airy disk 4
- algorithm development 11, 39–41, 45, 47–51, 58, 60, 62
- aliasing 3, 136, 282, 283, 294, 335, 339
- Altera, see Intel
- ALU 10, 19, 23, 54, 223
- AMD‐Xilinx, see Xilinx
- Amdahl's law 11
- analogue video 6, 39, 136–137, 145, 157
- apodisation function 330
- approximation components 338, 339, 359
- arbitration 65, 89, 92–94, 102, 146, 151
- arccosine 114
- architecture selection 45, 51–59, 72
- arcsine 114
- arctangent 114, 250, 310, 369, 372
- arithmetic coding 356, 359, 360
- arithmetic encoding 360
- Arm CPU 23, 155, 156
- ASCII 146
- ASIC 27–28
- associative memory 130, 286
- Avalon bus 156
- AXI coherency extensions 156
- AXI interface 34, 155–156, 158
- AXI stream 81, 140, 156
Get Design for Embedded Image Processing on FPGAs, 2nd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
