This chapter discusses the hardware architecture of the Cisco 7500 series routers. The 7500 router architecture has a 1-Gbps data bus known as the CyBus. The central CPU on the RSP supports fast, optimum, and process switching methods. The VIP architecture distributes the packet switching operations to the VIP CPU scaling the 7500 architecture.

Get Inside Cisco IOS Software Architecture (CCIE Professional Development) now with the O’Reilly learning platform.

O’Reilly members experience live online training, plus books, videos, and digital content from nearly 200 publishers.