Network Infrastructure and Architecture: Designing High-Availability Networks

Network Infrastructure and Architecture: Designing High-Availability Networks

by Krzysztof Iniewski, Daniel Minoli, Carl McCrosky
Released April 2008
Publisher(s): Wiley-Interscience
ISBN: 9780471749066

Read it now on the O’Reilly learning platform with a 10-day free trial.

O’Reilly members get unlimited access to books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.

Start your free trial

Book description

A Comprehensive, Thorough Introduction to High-Speed Networking Technologies and Protocols

Network Infrastructure and Architecture: Designing High-Availability Networks takes a unique approach to the subject by covering the ideas underlying networks, the architecture of the network elements, and the implementation of these elements in optical and VLSI technologies. Additionally, it focuses on areas not widely covered in existing books: physical transport and switching, the process and technique of building networking hardware, and new technologies being deployed in the marketplace, such as Metro Wave Division Multiplexing (MWDM), Resilient Packet Rings (RPR), Optical Ethernet, and more.

Divided into five succinct parts, the book covers:

  • Optical transmission

  • Networking protocols

  • VLSI chips

  • Data switching

  • Networking elements and design

Complete with case studies, examples, and exercises throughout, the book is complemented with chapter goals, summaries, and lists of key points to aid readers in grasping the material presented.

Network Infrastructure and Architecture offers professionals, advanced undergraduates, and graduate students a fresh view on high-speed networking from the physical layer perspective.

Table of contents

  1. Cover Page
  2. Title Page
  3. Copyright
  4. Dedication
  5. CONTENTS
  6. PREFACE
  7. CHAPTER 1: INTRODUCTION TO NETWORKING
    1. 1.1 INTRODUCTION
    2. 1.2 TRANSMISSION MEDIA
    3. 1.3 BASIC NETWORKING CONCEPTS
    4. 1.4 OPEN SYSTEM INTERCONNECTION MODEL
    5. 1.5 NETWORKING EQUIPMENT
    6. KEY POINTS
    7. REFERENCES
  8. CHAPTER 2: FIBER-OPTIC TRANSMISSION
    1. 2.1 INTRODUCTION
    2. 2.2 FIBER OPTIC COMMUNICATION
    3. 2.3 LIGHT EMISSION AND DETECTION
    4. 2.4 OPTICAL MODULATION
    5. 2.5 OPTICAL AMPLIFICATION
    6. 2.6 FIBER TRANSMISSION IMPAIRMENTS
    7. KEY POINTS
    8. Acknowledgments
    9. REFERENCES
  9. CHAPTER 3: WAVELENGTH-DIVISION MULTIPLEXING
    1. 3.1 INTRODUCTION
    2. 3.2 WDM TECHNOLOGY
    3. 3.3 NETWORKING EQUIPMENT FOR WDM
    4. 3.4 WDM NETWORKS
    5. 3.5 CASE STUDY: WDM LINK DESIGN
    6. KEY POINTS
    7. REFERENCES
  10. CHAPTER 4: SONET
    1. 4.1 INTRODUCTION
    2. 4.2 SONET NETWORKS
    3. 4.3 SONET FRAMING
    4. 4.4 SONET EQUIPMENT
    5. 4.5 SONET IMPLEMENTATION FEATURES
    6. KEY POINTS
    7. REFERENCES
  11. CHAPTER 5: TCP/IP PROTOCOL SUITE
    1. 5.1 INTRODUCTION
    2. 5.2 STRUCTURE OF THE PROTOCOL SUITE
    3. 5.3 INTERNET PROTOCOL
    4. 5.4 USER DATAGRAM PROTOCOL
    5. 5.5 TRANSMISSION CONTROL PROTOCOL
    6. 5.6 TCP FLOW CONTROL
    7. 5.7 IP ROUTING MECHANISMS
    8. 5.8 IP ROUTE CALCULATIONS
    9. 5.9 DIFFICULTIES WITH TCP AND IP
    10. 5.10 IPV6: THE FUTURE?
    11. 5.11 CONCLUSIONS
    12. KEY POINTS
    13. REFERENCES
  12. CHAPTER 6: PROTOCOL STACKS
    1. 6.1 INTRODUCTION
    2. 6.2 DIFFICULTIES WITH THE TCP/IP PROTOCOL SUITE
    3. 6.3 SUPPORTING PROTOCOLS
    4. 6.4 LEGACY SOLUTIONS
    5. 6.5 NEW PROTOCOL STACK SOLUTIONS
    6. KEY POINTS
    7. REFERENCES
  13. CHAPTER 7: VLSI INTEGRATED CIRCUITS
    1. 7.1 INTRODUCTION
    2. 7.2 INTEGRATED CIRCUITS FOR DATA NETWORKING
    3. 7.3 CHIP I/O INTERFACES
    4. 7.4 EXAMPLES OF CHIP ARCHITECTURES
    5. 7.5 VLSI DESIGN METHODOLOGY
    6. KEY POINTS
    7. Acknowledgments
    8. REFERENCES
  14. CHAPTER 8: CIRCUITS FOR OPTICAL-TO-ELECTRICAL CONVERSION
    1. 8.1 INTRODUCTION
    2. 8.2 OPTICAL TO ELECTRICAL-TO-OPTICAL CONVERSION
    3. 8.3 SIGNAL AMPLIFICATION
    4. 8.4 PHASE-LOCKED LOOP
    5. 8.5 CLOCK SYNTHESIS AND RECOVERY
    6. 8.6 PREEMPHASIS AND EQUALIZATION
    7. KEY POINTS
    8. REFERENCES
  15. CHAPTER 9: PHYSICAL CIRCUIT SWITCHING
    1. 9.1 INTRODUCTION
    2. 9.2 SWITCHING AND WHY IT IS IMPORTANT
    3. 9.3 THREE TYPES OF SWITCHING
    4. 9.4 QUALITY OF SERVICE
    5. 9.5 SPECIAL SERVICES
    6. 9.6 SWITCHING IN ONE OR MORE STAGES
    7. 9.7 COST MODEL FOR SWITCH IMPLEMENTATIONS
    8. 9.8 CROSSBAR SWITCH CONCEPT
    9. 9.9 OPTICAL CROSSBAR SWITCHES
    10. 9.10 DIGITAL ELECTRONIC CROSSBAR SWITCHES
    11. 9.11 MULTISTAGE CROSSBAR-BASED SWITCHES
    12. 9.12 DESIRABILITY OF SINGLE-STAGE FABRICS AND LIMITS TO MULTISTAGE FABRICS
    13. KEY POINTS
    14. REFERENCES
  16. CHAPTER 10: TIME-DIVISION-MULTIPLEXED SWITCHING
    1. 10.1 INTRODUCTION
    2. 10.2 TDM REVIEW
    3. 10.3 TDM SWITCHING PROBLEM
    4. 10.4 CENTRAL MEMORY TDM SWITCHES
    5. 10.5 INGRESS-BUFFERED TDM SWITCHES
    6. 10.6 EGRESS-BUFFERED SELF-SELECT TDM SWITCHES
    7. 10.7 SLICED SINGLE-STAGE SNB TDM FABRICS
    8. 10.8 TIME–SPACE MULTISTAGE TDM FABRICS
    9. 10.9 MULTISTAGE MEMORY SWITCHES
    10. 10.10 SUMMARY
    11. KEY POINTS
    12. REFERENCES
  17. CHAPTER 11: PACKET AND CELL SWITCHING AND QUEUING
    1. 11.1 INTRODUCTION
    2. 11.2 PACKET–CELL SWITCHING PROBLEM
    3. 11.3 TRAFFIC PATTERNS
    4. 11.4 LOGICAL QUEUE STRUCTURES AND THEIR BEHAVIOR
    5. 11.5 QUEUE LOCATIONS AND BUFFER SHARING
    6. 11.6 FILLING AND DRAINING QUEUES
    7. 11.7 CENTRAL MEMORY PACKET–CELL SWITCHES
    8. 11.8 INGRESS-BUFFERED PACKET–CELL SWITCHES
    9. 11.9 REQUEST–GRANT CELL SWITCHES
    10. 11.10 SLICED REQUEST–GRANT SWITCHES
    11. 11.11 MULTISTAGE FRAME NETWORKS
    12. 11.12 MULTICAST
    13. KEY POINTS
  18. CHAPTER 12: NETWORK ELEMENTS
    1. 12.1 INTRODUCTION
    2. 12.2 NETWORKING FUNCTIONS
    3. 12.3 NETWORKING EQUIPMENT
    4. 12.4 SUMMARY
    5. KEY POINTS
    6. REFERENCES
  19. CHAPTER 13: NETWORK DESIGN: EFFICIENT, SURVIVABLE NETWORKS
    1. 13.1 INTRODUCTION
    2. 13.2 SONET
    3. 13.3 OPTICAL TRANSPORT NETWORK
    4. 13.4 AUTOMATICALLY SWITCHED OPTICAL NETWORKS
    5. 13.5 STATUS AND DEPLOYMENTS
    6. KEY POINTS
    7. REFERENCES
  20. INDEX

Product information

  • Title: Network Infrastructure and Architecture: Designing High-Availability Networks
  • Author(s): Krzysztof Iniewski, Daniel Minoli, Carl McCrosky
  • Release date: April 2008
  • Publisher(s): Wiley-Interscience
  • ISBN: 9780471749066