June 2001
Intermediate to advanced
759 pages
20h 17m
English
6 Case Study: A Pipelined Multiplier Accumulator
Now that we have covered the basic modeling facilities provided by VHDL, we work through our first case study, the design of a pipelined multiplier accumulator (MAC) for a stream of complex numbers. Many digital signal processing algorithms, such as digital demodulation, filtering and equalization, make use of MACs. We use this design exercise to bring together concepts and techniques introduced in previous chapters.
A complex MAC operates on two sequences of complex numbers, {xi} and {yi,}. The MAC multiplies corresponding elements of the sequences and accumulates the sum of the products. The result is
where N is the length of the sequences. Each complex number is ...
Read now
Unlock full access