CHAPTER 3Program Execution
3.1 INTRODUCTION
Historically, two major processor architectures have emerged: complex instruction set computer (CISC) and reduced instruction set computer (RISC).
A RISC architecture utilizes a simpler instruction set, allowing most instructions to be executed in a single clock cycle. This simplicity enables the use of a pipeline architecture, where different stages like instruction fetch, decode, and execution are overlapped, allowing for parallel processing of instructions. In contrast, CISC architectures employ more complex instructions, varying in length and execution time, that can perform multiple operations within a single instruction.
Both approaches have their advantages. RISC's simplified instruction set reduces gate count, leading to greater power efficiency. CISC, on the other hand, can achieve more compact code due to complex ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Read now
Unlock full access