book

RISC-V Architecture and DSP Processor Design

Name: RISC-V Architecture and DSP Processor Design
Author: Zhang Zhiwei
ISBN: 9781807600891

by Zhang Zhiwei

April 2026

Intermediate

280 pages

7h 54m

English

Packt Publishing

Read now

Unlock full access

Preface
Chapter 1: Introduction to Digital Signal Processors
Prerequisite knowledgeThe development history of digital signal processorsFirst-generation DSPsSecond-generation DSPsThird-generation DSPsFourth-generation DSPsDSP evolution after 2010CEVA's DSP core IP product lineCadence's DSP core IP product lineMain features of digital signal processorsInstruction setHarvard architectureDeterministic memory designPing-pong memory architectureData formats and algorithmsArithmetic unitHardware implementation of arithmetic operationsDesign trade-offs in arithmetic unit implementationEvolution of arithmetic unitsAddressing modesApplication fields of digital signal processorsIndustrial controlNew energyElectric vehiclesSummary
Chapter 2: The RISC-V Architecture
The development history of RISC-VAdvantages of RISC-VTechnical advantagesEcosystem advantagesOpen source and licensing advantages of RISC-VMain features of RISC-VModular designBasic integer instruction setM extensionF extensionC extensionZifencei extensionZicsr extensionPrivileged architectureRISC-V open-source projectsUniversity of California, BerkeleyPULP organizationOpenHW organizationlowRISC organizationPingtougeBeijing Open Source Chip Research InstituteIndian Institute of Technology MadrasSummary
Chapter 3: SpringCore Architecture
Design goals of SpringCoreProcessor featuresMemory featuresDigital signal processing algorithmsInstruction set designSupported data typesStructural registersControl and status registersEncoding summaryInstruction extensionArchitecture designCore architectureInstruction fetch unitDecoder unitControl unitExecution unitMemory access unitStorage spaceSummary
Chapter 4: SpringCore Pipeline Design
Introduction to pipeline technologyPipeline segmentationInstruction fetch unitInstruction fetch unit structureInstruction alignmentDecode unitPre-decodingBasic decodingException detectionInstruction dispatchData dependencyStructural hazardsControl dependenciesPipeline low power controlLoop controlControl and status registersSummary
Chapter 5: Memory Access Architecture
SpringCore storage architectureStorage attributes and protectionPhysical memory attributesSecurity domainMemory access protection mechanismMemory access module designMemory access pipelineMemory consistencySignificance of memory consistencyMemory consistency modelsSequential synchronization instructions and atomic instructionsSummary
Chapter 6: Arithmetic Units
Fixed-point arithmetic unit designStructure of fixed-point arithmetic unitCarry-lookahead adderSaturation processingBooth-Wallace tree multiplierGeneral descriptionImplementation detailsThe Wallace tree compression methodGeneral descriptionImplementation detailsMultiply-accumulate unitShifterRadix-4 SRT dividerGeneral descriptionImplementation detailsFloating-point arithmetic unit designFloating-point data formatFloating-point control and status registerStructure of the floating-point execution unitFloating-point multiply-accumulate unitChoice of path number in three-path algorithmsFloating-point division and square root unitImplementation process of floating-point division and square root operationsSummary
Chapter 7: Exception and Interrupt Mechanisms
Understanding exceptions and interruptsInterrupt handling mechanismInterrupt types in RISC-V architectureSoftware interruptsTimer interruptsExternal interruptsNon-maskable interruptsProcessor interrupt controllerInterrupt controller specifications in RISC-VWhy SpringCore uses the CLICCLIC memory-mapped control registersCLIC-related CSRsInterrupt arbitration processInterrupt handling processInterrupt nestingTail-chaining interruptLate-arriving interruptSummary
Chapter 8: Debugging Unit Design
Introduction to JTAGJTAG backgroundJTAG interfaceTAP controllerStructure of the debug unitOverview of the debug unitDebug transport moduleDebug moduleDebug module control and status informationAbstract commandsData registers for parameters and return valuesRead-only program memory regionsProgram bufferSignificance of abstract commandOn-chip debug supportDebug handling mechanismDebugging processReset control and run controlAbstract commandDebug function implementation examplesSingle-step debuggingAccessing continuous memory regionsSummary
Chapter 9: Software Development Environment
Technical requirementsCompilerLLVM workflowLLVM backend processing flowDirected acyclic graphText representation of the DAGInstruction legalizationCall loweringAssemblers and DisassemblersWorking ProcessUsageLinkerChoice of linkerLinker relaxationStack growth directionEmulatorSimulator software architectureSimulator custom developmentDebuggerOverview of debugger solutionsIntroduction to GDBIntroduction to OpenOCDIntegrated development environmentSoftware framework and plugin developmentProject creation and managementToolchain integration and configurationDebugging schemeSummary

Chapter 10: SpringCore-based DSP Chips
Exploring the FDM320RV335Key technical featuresUnderstanding the functional architectureAccessing peripheral registersWorking with DMAReviewing pin descriptionMapping the address spacePeripheral frame registersConfiguring low power modesGetting started with the prototype boardMeasuring chip performanceSummary
Index

Content preview from RISC-V Architecture and DSP Processor Design

5 Memory Access Architecture

Storage is the subsystem used by computers to temporarily store information, and the memory access system is one of the key components of the processor. In terms of performance, over the decades of Moore's Law evolution, the operational speed of processor cores has continuously improved, while memory access speed has increased at a slower rate than clock frequency, resulting in memory speed being much lower than processor core computation speed. The current processor architecture requires frequent data exchanges between the core and memory, thus leading to the "memory wall" performance bottleneck. In terms of security, the storage system preserves important information related to processor operation, and protecting ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

Read now

Unlock full access

More than 5,000 organizations count on O’Reilly

O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.

Julian F.

Head of Cybersecurity

I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.

Addison B.

Field Engineer

I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.

Amir M.

Data Platform Tech Lead

I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.

Mark W.

Embedded Software Engineer

Tips for Designing Effective Presentation Slide Decks

Publisher Resources

ISBN: 9781807600891

Cloud Computing

Data Engineering

Data Science

AI & ML

Programming Languages

Software Architecture

IT/Ops

Security

Design

Business

Soft Skills

RISC-V Architecture and DSP Processor Design

by Zhang Zhiwei

5

Memory Access Architecture

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.