book

The Definitive Guide to the ARM Cortex-M3

Name: The Definitive Guide to the ARM Cortex-M3
Author: Joseph Yiu
ISBN: 9780080551432

by Joseph Yiu

April 2011

Intermediate to advanced

384 pages

8h 13m

English

Newnes

Read now

Unlock full access

Cover
Title Page
Copyright
Foreword
Preface
Acknowledgments
Terms and Abbreviations
Conventions
References
Table of Contents

Chapter 1: Introduction
What Is the ARM Cortex-M3 Processor?Background of ARM and ARM ArchitectureInstruction Set DevelopmentThe Thumb-2 Instruction Set Architecture (ISA)Cortex-M3 Processor ApplicationsOrganization of This BookFurther Readings
Chapter 2: Overview of the Cortex-M3
FundamentalsRegistersOperation ModesThe Built-In Nested Vectored Interrupt ControllerThe Memory MapThe Bus InterfaceThe Memory Protection UnitThe Instruction SetInterrupts and ExceptionsDebugging SupportCharacteristics Summary
Chapter 3: Cortex-M3 Basics
RegistersSpecial RegistersOperation ModeExceptions and InterruptsVector TablesStack Memory OperationsReset Sequence
Chapter 4: Instruction Sets
Assembly BasicsInstruction ListInstruction DescriptionsSeveral Useful Instructions in the Cortex-M3
Chapter 5: Memory Systems
Memory System Features OverviewMemory MapsMemory Access AttributesDefault Memory Access PermissionsBit-Band OperationsUnaligned TransfersExclusive AccessesEndian Mode
Chapter 6: Cortex-M3 Implementation Overview
The PipelineA Detailed Block DiagramBus Interfaces on the Cortex-M3Other Interfaces on the Cortex-M3The External Private Peripheral BusTypical ConnectionsReset Signals
Chapter 7: Exceptions
Exception TypesDefinitions of PriorityVector TablesInterrupt Inputs and Pending BehaviorFault ExceptionsSVC and PendSV
Chapter 8: The NVIC and Interrupt Control
NVIC OverviewThe Basic Interrupt ConfigurationInterrupt Enable and Clear EnableInterrupt Pending and Clear PendingExample Procedures in Setting Up an InterruptSoftware InterruptsThe SYSTICK Timer
Chapter 9: Interrupt Behavior
Interrupt/Exception SequencesException ExitsNested InterruptsTail-Chaining InterruptsLate ArrivalsMore on the Exception Return ValueInterrupt LatencyFaults Related to Interrupts
Chapter 10: Cortex-M3 Programming
OverviewThe Interface Between Assembly and CA Typical Development FlowThe First StepProducing OutputsUsing Data MemoryUsing Exclusive Access for SemaphoresUsing Bit-Band for SemaphoresWorking with Bit Field Extract and Table Branch
Chapter 11: Exceptions Programming
Using InterruptsException/Interrupt HandlersSoftware InterruptsExample with Exception HandlersUsing SVCSVC Example: Use for Output FunctionsUsing SVC with C
Chapter 12: Advanced Programming Features and System Behavior
Running a System with Two Separate StacksDouble-Word Stack AlignmentNonbase Thread EnablePerformance ConsiderationsLockup Situations
Chapter 13: The Memory Protection Unit
OverviewMPU RegistersSetting Up the MPUTypical Setup
Chapter 14: Other Cortex-M3 Features
The SYSTICK TimerPower ManagementMultiprocessor CommunicationSelf-Reset Control
Chapter 15: Debug Architecture
Debugging Features OverviewCoreSight OverviewDebug ModesDebugging EventsBreakpoint in the Cortex-M3Accessing Register Content in DebugOther Core Debugging Features
Chapter 16: Debugging Components
IntroductionTrace Components: Data Watchpoint and TraceTrace Components: Instrumentation Trace MacrocellTrace Components: Embedded Trace MacrocellTrace Components: Trace Port Interface UnitThe Flash Patch and Breakpoint UnitThe AHB Access PortROM Table
Chapter 17: Getting Started with Cortex-M3 Development
Choosing a Cortex-M3 ProductDifferences Between Cortex-M3 Revision 0 and Revision 1Development Tools
Chapter 18: Porting Applications from the ARM7 to the Cortex-M3
OverviewSystem CharacteristicsAssembly Language FilesC Program FilesPrecompiled Object FilesOptimization
Chapter 19: Starting Cortex-M3 Development Using the GNU Tool Chain
BackgroundGetting the GNU Tool ChainDevelopment FlowExamplesAccessing Special RegistersUsing Unsupported InstructionsInline Assembler in the GNU C Compiler
Chapter 20: Getting Started with the KEIL RealView Microcontroller Development Kit
OverviewGetting Started with μVisionOutputting the “Hello World” Message Via UARTTesting the SoftwareUsing the DebuggerThe Instruction Set SimulatorModifying the Vector TableStopwatch Example with Interrupts
APPENDIX A: Cortex-M3 Instructions Summary
Supported 16-Bit Thumb InstructionsSupported 32-Bit Thumb-2 Instructions
APPENDIX B: 16-Bit Thumb Instructions and Architecture Versions
APPENDIX C: Cortex-M3 Exceptions Quick Reference
Exception Types and EnablesStack Contents After Exception Stacking
APPENDIX D: NVIC Registers Quick Reference
APPENDIX E: Cortex-M3 Troubleshooting Guide
OverviewDeveloping Fault HandlersOther Possible Problems
Index
Instructions for online access

Content preview from The Definitive Guide to the ARM Cortex-M3

CHAPTER 8 The NVIC and Interrupt Control

In This Chapter:

• NVIC Overview

• The Basic Interrupt Configuration

• Interrupt Enable and Clear Enable

• Interrupt Pending and Clear Pending

• Example Procedures in Setting Up an Interrupt

• Software Interrupts

• The SYSTICK Timer

NVIC Overview

As we’ve seen, the Nested Vectored Interrupt Controller, or NVIC, is an integrated part of the Cortex-M3 processor. It is closely linked to the Cortex-M3 CPU core logic. Its control registers are accessible as memory-mapped devices. Besides control registers and control logic for interrupt processing, the NVIC also contains control registers for the MPU, the SYSTICK Timer, and debugging controls. In this chapter we’ll examine the control logic for interrupt ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

Read now

Unlock full access

More than 5,000 organizations count on O’Reilly

O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.

Julian F.

Head of Cybersecurity

I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.

Addison B.

Field Engineer

I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.

Amir M.

Data Platform Tech Lead

I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.

Mark W.

Embedded Software Engineer

The Designer's Guide to the Cortex-M Processor Family, 3rd Edition

Publisher Resources

ISBN: 9780750685344

Cloud Computing

Data Engineering

Data Science

AI & ML

Programming Languages

Software Architecture

IT/Ops

Security

Design

Business

Soft Skills

The Definitive Guide to the ARM Cortex-M3

by Joseph Yiu

NVIC Overview

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.