Skip to Content
Architectures for Computer Vision: From Algorithm to Chip with Verilog
book

Architectures for Computer Vision: From Algorithm to Chip with Verilog

by Hong Jeong
October 2014
Intermediate to advanced
336 pages
14h 42m
English
Wiley
Content preview from Architectures for Computer Vision: From Algorithm to Chip with Verilog

Index

  • A* algorithm
  • Affine graph
  • Altera Quartus
  • Anisotropic diffusion
  • AOR
  • Appearance model
  • Approximate DP
  • ASIC
  • ASM
  • Asynchronous
  • Backward probability
  • Baum–Welch algorithm
  • Bayesian inference
  • Bayesian network
  • Bayesian tree
  • BB
  • BC
  • Behavioral model
  • Belief
  • Bellman equation
  • Bellman's principle
  • Bethe approximation
  • Biharmonic
  • Biltzmann's law
  • Binding problem
  • Blocking
  • Blocks world
  • Blur diameter
  • Blurring
  • BMP
  • BNB
  • Boltzmann machine
  • Border expansion
  • Border shrink
  • BP
  • Calculus of variation
  • Calibration matrix
  • Call by reference
  • Call by value
  • Camera calibration
  • Camera matrix
  • Canonical form
  • Center left reference
  • Center reference
  • Center right reference
  • Centroid
  • Cholesky deccomposition
  • Circle of confusion
  • Clique
  • Clique potential
  • CNF
  • Combinational circuit
  • Compressed sensing
  • Concurrent
  • Conjugate pair
  • Conservation
  • Constraint propagation
  • Continuity equation
  • Continuous assignment
  • Control unit
  • Correspondence problem
  • Corresponding point
  • CPLD
  • Curse of dimensionality
  • CYK
  • Data term
  • Datapath
  • Deep learning
  • Delay control
  • DfD
  • DfF
  • Diagonal method
  • Diffusion
  • Dimensionality reduction
  • Discretization
  • Disparity
  • Disparity map
  • Divide and conquer
  • DMMP
  • DMSV
  • DoG
  • Doubleton
  • Downward referencing
  • DP
  • DPI
  • DUT
  • EDA
  • Egomotion
  • EM
  • EMD
  • Energy function
  • Energy minimization
  • EP
  • Epiplane
  • Epipolar line
  • Epipole
  • Essential matrix
  • Euler–Lagrange equation
  • Event control
  • Expansion move
  • expansion move
  • Exponential time
  • Extended DP
  • Extrinsic parameter
  • Factor graph
  • Factorization method
  • FBP
  • FIFO
  • FIR
  • Flow network
  • Flynn's taxonomy ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

Read now

Unlock full access

More than 5,000 organizations count on O’Reilly

AirBnbBlueOriginElectronic ArtsHomeDepotNasdaqRakutenTata Consultancy Services

QuotationMarkO’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.
Julian F.
Head of Cybersecurity
QuotationMarkI wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.
Addison B.
Field Engineer
QuotationMarkI’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.
Amir M.
Data Platform Tech Lead
QuotationMarkI'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.
Mark W.
Embedded Software Engineer

You might also like

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter

Publisher Resources

ISBN: 9781118659236Purchase book