Chapter 4



Details of the architecture including programmer’s model, core registers, stack operations, overview of the exceptions and interrupts, introduction of Nested Vector Interrupt Controller (NVIC), reset sequence.


Architecture; programmer’s model; register bank; special registers; floating point; Program Status Register (PSR); Nested Vector Interrupt Controller (NVIC); System Control Block (SCB); Reset sequence; debug

Chapter Outline

Get The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors, 3rd Edition now with the O’Reilly learning platform.

O’Reilly members experience live online training, plus books, videos, and digital content from nearly 200 publishers.