Skip to Main Content
Intel Threading Building Blocks
book

Intel Threading Building Blocks

by James Reinders
July 2007
Intermediate to advanced content levelIntermediate to advanced
332 pages
10h 4m
English
O'Reilly Media, Inc.
Content preview from Intel Threading Building Blocks

Synchronization with the pipeline item and concurrent hash maps

You synchronize packet information between stages using the Threading Building Blocks pipeline template. Each filter returns a packet_trace instance that is passed to the next stage.

The pipeline template is given a packet trace structure that consists of:

	typedef struct {
	    nic_t packetNic;     // the NIC packet into and out of router
	    ip_t packetDestIp;   // destination IP into and out of router
	    ip_t packetSrcIp;    // source IP into and out of router
	    port_t packetDestPort; // destinationPort paired w/destination IP
	    port_t packetSrcPort;  // source Port paired w/source IP
	    protocol_t packetProtocol;// packet protocol type
	    port_t packetPayloadApp;  // any of the packet worth simulating
	} packet_trace;

A packet will be transformed, filter by filter, from what would come into the router into what would go out of the router. For example, for an outbound packet, the NAT would change the packetSrcIp to be the IP of the router outgoing_ip. That is how every device in the Ethernet will see the local network. And it will change the packetSrcPort to the router port mapped in its mapped_ports_table.

The other synchronized structures are the data tables in the local network router. The network_table is used to map the IP to the NIC in packet forwarding. It is implemented using a concurrent hash map (Chapter 5).

	typedef tbb::concurrent_hash_map<ip_t, nic_t, ip_addr_comparator>
	                                                           network_table;

The key data structure for mapping a router port is the ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Intel® Xeon Phi™ Coprocessor Architecture and Tools: The Guide for Application Developers

Intel® Xeon Phi™ Coprocessor Architecture and Tools: The Guide for Application Developers

Rezaur Rahman

Publisher Resources

ISBN: 9780596514808Errata Page