References

Austin, TXAbraham S.G., Windheiser D., Gupta R. Predictability of load/store instruction latencies. Proc. 26th Ann. Int. Symp. on Microarchitecture (MICRO 1993). December 1993:139–152.

Accetta M., Baron R., Bolosky W., Golub D., Rashid R., Tevanian A., Young M. Mach: A new kernel foundation for UNIX development. USENIX Technical Conference Proceedings. 1986.

Adiletta M., Rosenbluth M., Bernstein D., Wolrich G., Wilkinson H. The next generation of Intel IXP Network processors. Intel Technol. J. Aug. 2002;6(3). http://developer.intel.com/technology/itj/2002/volume06issue03/.

San Jose CAAdve S.V., Cox A.L., Dwarkadas S., Rajamony R., Zwaenepoel W. A comparison of entry consistency and lazy release consistency implementations. Proc. ...

Get Memory Systems now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.