P
PC
seeR15
pending and clear pending status, interrupts
161–2
,
166–74
,
226–9
,
276
,
282–6
,
358–9
,
425–6
,
454PENDSTCLR
176–9PENDSTSET
176–9PendSV exception
15–24
,
36
,
39–41
,
102
,
142–57
,
175–6
,
181
,
194–5
,
283–6
,
293–9
,
331
,
335–8
,
367–70
,
371–73
,
391–403
,
410–2
,
424–6
,
445
,
447
,
456see alsooperating systems
definition
194PENDSVCLR
176–9PENDSVSET
176–9periodic time intervals, wakeup signals
354–5Get The Definitive Guide to the ARM Cortex-M0 now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.