R
R0–R12 registers, concepts
26–7 , 78–9 , 82–105 , 107–24 , 147–57 , 189–95 , 213–20 , 288–9 , 331–59 , 408–26
R13 register (stack pointer), concepts
26–7 , 33–5 , 39–41 , 188–90 , 408–26
R14 register (link register), concepts
27 , 28 , 86–7 , 99 , 110–2 , 121 , 147–57 , 213–20 , 289–309 , 408–26
R15 register (program counter), concepts
27 , 28 , 81–2 , 86–7 , 111–2 , 147–57 , 192–4 , 213–20 , 256 , 408–26
race conditions
99–100 , 510–1
sleep problems
510–1
RAM
19–20 , 33 , 52–4 , 59–60 , 126–39 , 188–90 , 197 , 252–6 , 258 , 298–300 , 364–5 , 369–70 , 422
data in RAM
59–60
program execution in Keil MDK
252–6
retention power
197
usage divisions
59–60 , 253–4
ram_debug.ini
255–6
READONLY (Assembly directive)
290 , 291–300 , 371–3
READWRITE ...

Get The Definitive Guide to the ARM Cortex-M0 now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.