O'Reilly logo

The System Designer's Guide to VHDL-AMS by Darrell A. Teegarden, Gregory D. Peterson, Peter J. Ashenden

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

chapter twenty-four

Miscellaneous Topics

In the preceding chapters we have introduced most of the facilities provided by VHDL-AMS and shown how they may be used to model a variety of hardware systems at various levels of detail. However, there remain a few VHDL-AMS facilities that we have not yet discussed. In this chapter, we tie off these loose ends.

24.1 Buffer and Linkage Ports

When we introduced ports in Chapter 5, we identified three modes, in, out and inout, that control how data is passed to and from a design entity. VHDL-AMS provides two further modes, buffer and linkage. These modes may only be specified for ports of entities, blocks and components, not for generic constants or subprogram parameters.

A buffer mode port behaves in ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required