September 2002
Intermediate to advanced
880 pages
23h 12m
English
In the preceding chapters we have introduced most of the facilities provided by VHDL-AMS and shown how they may be used to model a variety of hardware systems at various levels of detail. However, there remain a few VHDL-AMS facilities that we have not yet discussed. In this chapter, we tie off these loose ends.
When we introduced ports in Chapter 5, we identified three modes, in, out and inout, that control how data is passed to and from a design entity. VHDL-AMS provides two further modes, buffer and linkage. These modes may only be specified for ports of entities, blocks and components, not for generic constants or subprogram parameters.
A buffer mode port behaves in ...
Read now
Unlock full access