path. More detailed studies have been done considering actual delays of sums and
carries and restructuring the array to reduce the critical delay. Moreover, since
not all outputs of the adder array are produced at the same time, it is possible to
reduce the overall delay by taking this into account in the design of the adder for
conversion to conventional representation.
Multipliers are sometimes pipelined to increase the throughput. A variety of
possibilities exist on the number of stages; this is very dependent on the technology
and the requirements. In Chapter 8 we consider these issues for floating-point
multiplication. ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.