
242
c N APT
E R 4
Multiplication
Montoye, R. K., E. Hokonek, and S. L. Runyan (1990). Design of the floating-
point execution unit of the IBM RISC System/6000.
IBM]ournal of Research
and Development,
34(1):59-70.
Noll, T., D. Schmitt-Landsiedel, H. Klar, and G. Enders (1986). A pipelined
330-MHz multiplier.
IEEE Journal of Solid-State Circuits,
SC-21 (6):411-
16.
Oklobdzija, V. G., and D. Villeger (1995). Improving multiplier design by using
improved column compression tree and optimized final adder in CMOS
technology.
IEEE Transactions on VLSI,
3(2):292-301.
Oklobdzija, V. G., D. Villeger, and S. S. Liu (1996). A method