
258 CHAPTER 15. PROJECT 6: PHASE-LOCKED LOOP
Figure 15.15: A typical transient response of the system to a 750 Hz message modulated
(AM-DSB-SC) with a 12 kHz carrier.
2. Design and implement an algorithm that detects, then provides some indication to
the user, when the PLL is locked and tracking the input signal.
3. There are three significant computational inefficiencies (bottlenecks) in the PLL ISR.
Profile the ISR code and identify these bottlenecks.
4. Suggest possible improvements that minimize or remove these bottlenecks.
5. Implement at least one of your improvements and calculate the computational savings
of your new code.
6. Implement a PLL using ...