book

Verilog Coding for Logic Synthesis

Name: Verilog Coding for Logic Synthesis
Author: Weng Fook Lee
ISBN: 9780471429760

by Weng Fook Lee

April 2003

Intermediate to advanced

336 pages

6h 39m

English

Wiley-Interscience

Read now

Unlock full access

Cover Page
Title Page
Copyright
Dedication
Contents
Table of Figures
Table Of Examples
List Of Tables
Preface
Acknowledgments

Trademarks
CHAPTER ONE: Introduction
CHAPTER TWO: ASIC Design Flow
2.1 SPECIFICATION2.2 RTL CODING2.3 TEST BENCH AND SIMULATION2.4 SYNTHESIS2.5 PRE-LAYOUT TIMING ANALYSIS2.6 APR2.7 BACK ANNOTATION2.8 POST-LAYOUT TIMING ANALYSIS2.9 LOGIC VERIFICATION
CHAPTER THREE: Verilog Coding
3.1 INTRODUCTION TO BASIC VERILOG CONCEPTS3.2 VERILOG GATE-LEVEL PRIMITIVES3.3 USER-DEFINED PRIMITIVES3.4 CONCURRENT AND SEQUENTIAL STATEMENTS
CHAPTER FOUR: Coding Style: Best-Known Method for Synthesis
4.1 NAMING CONVENTION4.2 DESIGN PARTITIONING4.3 CLOCK4.4 RESET4.5 TIMING LOOP4.6 BLOCKING AND NONBLOCKING STATEMENTS4.7 SENSITIVITY LIST4.8 VERILOG OPERATORS4.9 LATCH INFERENCE4.10 MEMORY ARRAY4.11 STATE MACHINE DESIGN
CHAPTER FIVE: Design Example of Programmable Timer
5.1 PROGRAMMABLE TIMER DESIGN SPECIFICATION5.2 MICROARCHITECTURE DEFINITION FOR PROGRAMMABLE TIMER5.3 FLOW DIAGRAM DEFINITION FOR PROGRAMMABLE TIMER5.4 VERILOG CODE FOR PROGRAMMABLE TIMER5.5 SYNTHESIZABLE VERILOG CODE FOR PROGRAMMABLE TIMER
CHAPTER SIX: Design Example of Programmable Logic Block for Peripheral Interface
6.1 PROGRAMMABLE LOGIC BLOCK FOR PERIPHERAL INTERFACE DESIGN SPECIFICATION6.2 MODE OF OPERATION FOR PROGRAMMABLE LOGIC BLOCK FOR PERIPHERAL INTERFACE6.3 MICRO-ARCHITECTURE DEFINITION FOR PROGRAMMABLE PERIPHERAL INTERFACE6.4 FLOW DIAGRAM DEFINITION FOR PROGRAMMABLE PERIPHERAL INTERFACE6.5 SYNTHESIZABLE VERILOG CODE FOR PROGRAMMABLE PERIPHERAL INTERFACE6.6 SIMULATION FOR PROGRAMMABLE PERIPHERAL INTERFACE DESIGN
Appendix
APPENDIX A.1 TWO-BIT BY TWO-BIT ADDERAPPENDIX A.2 TWO-BIT BY TWO-BIT SUBTRACTORAPPENDIX A.3 FOUR-BIT BY FOUR-BIT MULTIPLIER
Glossary
Bibliography
Index

Content preview from Verilog Coding for Logic Synthesis

images

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

Read now

Unlock full access

More than 5,000 organizations count on O’Reilly

O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.

Julian F.

Head of Cybersecurity

I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.

Addison B.

Field Engineer

I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.

Amir M.

Data Platform Tech Lead

I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.

Mark W.

Embedded Software Engineer

Design Recipes for FPGAs: Using Verilog and VHDL

Publisher Resources

ISBN: 9780471429760Purchase book

Cloud Computing

Data Engineering

Data Science

AI & ML

Programming Languages

Software Architecture

IT/Ops

Security

Design

Business

Soft Skills

Verilog Coding for Logic Synthesis

by Weng Fook Lee

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.