Contents
2.2.1 Types of Verilog Code: RTL, Behavioral, and Structural
2.8 Post layout Timing Analysis
3.1 Introduction to Basic Verilog Concepts
3.2 Verilog Gate-Level Primitives
3.4 Concurrent and Sequential Statements
4 Coding Style: Best-Known Method for Synthesis
4.3.1 Internally Generated Clock
4.6 Blocking and Nonblocking Statement
4.8.2 Bus Concatenation Operator
4.11.1 Intelligent Traffic Control System
5 Design Example of Programmable Timer
Get Verilog Coding for Logic Synthesis now with O’Reilly online learning.
O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.