Skip to Content
ASIC and FPGA Verification
book

ASIC and FPGA Verification

by Richard Munden
October 2004
Intermediate to advanced
336 pages
9h 59m
English
Morgan Kaufmann
Content preview from ASIC and FPGA Verification
3.5.3 FMF Conversions
The conversions package was contributed to FMF by SEVA Technologies. It is used
in most complex models. It provides functions to perform type conversions
between various signal types (std_logic, std_logic_vector), the numeric type
NATURAL, TIME, and several string types (binary, octal, decimal, and hex). It is well
documented internally.
Table 3.1 shows the various supported conversions along with the name of the
function to use for each conversion.
The primary reason for creating this package was a proliferation of incompati-
ble arithmetic packages provide by simulator vendors. The use of any one of those
packages was likely to ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter
FPGAs 101

FPGAs 101

Gina Smith
Embedded Systems Design with Platform FPGAs

Embedded Systems Design with Platform FPGAs

Ronald Sass, Andrew G. Schmidt

Publisher Resources

ISBN: 9780125105811