Skip to Main Content
Digital Integrated Circuit Design Using Verilog and Systemverilog
book

Digital Integrated Circuit Design Using Verilog and Systemverilog

by Ronald W. Mehler
September 2014
Intermediate to advanced content levelIntermediate to advanced
448 pages
9h 45m
English
Newnes
Content preview from Digital Integrated Circuit Design Using Verilog and Systemverilog
Chapter 7

Synchronization

Abstract

The previous chapters have covered the parts of Verilog and SystemVerilog that are useful for circuit design. Using them to create reliable circuits, however, requires more expertise. Lack of understanding of asynchronous interfaces is one of the most common sources of failures in digital circuits. This chapter examines the theoretical basis for circuit failures due to timing errors and supplies a set of solutions that can be applied to different types of synchronizing challenges.

Keywords

latches

metastability

MTBF

resolution time

violation

FIFO

serial bus

parallel bus

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Digital VLSI Design and Simulation with Verilog

Digital VLSI Design and Simulation with Verilog

Suman Lata Tripathi, Sobhit Saxena, Sanjeet K. Sinha, Govind S. Patel

Publisher Resources

ISBN: 9780124080591