O'Reilly logo

Digital Integrated Circuit Design Using Verilog and Systemverilog by Ronald W. Mehler

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Chapter 7

Synchronization

Abstract

The previous chapters have covered the parts of Verilog and SystemVerilog that are useful for circuit design. Using them to create reliable circuits, however, requires more expertise. Lack of understanding of asynchronous interfaces is one of the most common sources of failures in digital circuits. This chapter examines the theoretical basis for circuit failures due to timing errors and supplies a set of solutions that can be applied to different types of synchronizing challenges.

Keywords

latches

metastability

MTBF

resolution time

violation

FIFO

serial bus

parallel bus

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required