Chapter 10
Design for testability
Abstract
Once a design has been completed, layout files are sent out for fabrication. Despite the best efforts of the foundry, not all the devices produced will be usable. Some will be defective. The bad ones should be screened out through testing.
Keywords
fault
defect
stuck at
modeling
scan
JTAG
BIST
LFSR
Once a design has been completed, layout files are sent out for fabrication. Despite the best efforts of the foundry, not all the devices produced will be usable. Some will be defective. ...
Get Digital Integrated Circuit Design Using Verilog and Systemverilog now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
