May 2003
Intermediate to advanced
192 pages
3h 50m
English
Master-slave interface with unidirectional signals
Driven and sampled by the rising edge of the OCP clock
Fully synchronous, no multicycle timing paths
All signals are strictly point-to-point (except clock and reset)
Simple request/acknowledge protocol
Supports data transfer on every clock cycle
Allows master or slave to control transfer rate
Configurable data word width
Configurable address width
Pipelined or blocking reads
Specific description formats for core characteristics, interfaces (signals, timing, and configuration), performance
Burst codes link related transfers into complete transaction
Burst transactions supported:
Sequential (defined or undefined length)
Streaming (FIFO)
Core-specific ...
Read now
Unlock full access