Book description
RapidIO - The Embedded System Interconnect brings together one essential volume on RapidIO interconnect technology, providing a major reference work for the evaluation and understanding of RapidIO. Covering essential aspects of the specification, it also answers most usage questions from both hardware and software engineers. It will also serve as a companion text to the specifications when developing or working with the RapidIO interconnect technology. Including the history of RapidIO and case of studies of RapidIO deployment, this really is the definitive reference guide for this new area of technology.
Table of contents
- Copyright
- PREFACE
- The Interconnect Problem
-
RapidIO Technology
- PHILOSOPHY
- THE SPECIFICATION HIERARCHY
- RAPIDIO PROTOCOL OVERVIEW
- PACKET FORMAT
- TRANSACTION FORMATS AND TYPES
- MESSAGE PASSING
- GLOBALLY SHARED MEMORY
- FUTURE EXTENSIONS
- FLOW CONTROL
- THE PARALLEL PHYSICAL LAYER
- THE SERIAL PHYSICAL LAYER
- LINK PROTOCOL
- MAINTENANCE AND ERROR MANAGEMENT
- PERFORMANCE
- OPERATION LATENCY
- Devices, Switches, Transactions and Operations
- I/O Logical Operations
- Messaging Operations
- System Level Addressing in RapidIO Systems
- The Serial Physical Layer
-
Parallel Physical Layer Protocol
- PACKET FORMATS
- CONTROL SYMBOL FORMATS
- PACKET START AND CONTROL SYMBOL DELINEATION
- PACKET EXCHANGE PROTOCOL
- FIELD PLACEMENT AND DEFINITION
- LINK MAINTENANCE PROTOCOL
- PACKET TERMINATION
- PACKET PACING
- EMBEDDED CONTROL SYMBOLS
- PACKET ALIGNMENT
- SYSTEM MAINTENANCE
- SYSTEM CLOCKING CONSIDERATIONS
- BOARD ROUTING GUIDELINES
- Interoperating with PCI Technologies
- RapidIO Bringup and Initialization Programming
- Advanced Features
- Data Streaming Logical Layer
- Applications of the RapidIO Interconnect Technology
- Developing RapidIO Hardware
- Implementation Benefits of the RapidIO Interconnect Technology in FPGAs
- Application of RapidIO to Mechanical Environments
- RapidIO Logical and Transport Layer Registers
- Serial Physical Layer Registers
- Parallel Physical Layer Registers
- Error Management Extensions Registers
Product information
- Title: RapidIO: The Next Generation Communication Fabric For Embedded Application
- Author(s):
- Release date: January 2005
- Publisher(s): Wiley
- ISBN: 9780470092910
You might also like
book
FPGA-based Implementation of Signal Processing Systems, 2nd Edition
An important working resource for engineers and researchers involved in the design, development, and implementation of …
book
Computer System Designs: System-on-Chip
The next generation of computer system designers will be less concerned about details of processors and …
book
Digital Design and Computer Architecture, 2nd Edition
Digital Design and Computer Architecture takes a unique and modern approach to digital design. Beginning with …
book
On-Chip Communication Architectures
Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of …