Skip to Main Content
The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
book

The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition

by Lyla B. Das
May 2024
Intermediate to advanced content levelIntermediate to advanced
665 pages
23h 2m
English
Pearson India
Content preview from The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
390 THE x86 MICROPROCESSORS
Solution
IN AL, 0C2H ;to read IMR, READ OCW1
MOV AL, 6AH ;write OCW3 for reading IRR
IN AL, 0C0H ;read IRR
MOV BL, AL ;save IRR in BL
MOV AL, 69H ;write OCW3 for reading ISR
IN AL, 0C0H ;read ISR
MOV CL, AL ;save it in CL
Note e 8259 is a complex chip and for fi ner details, the data sheet of the chip is to be
referred to.
10.4 | Cascade Mode
e 8259 can be easily interconnected in a system of one master with up to eight slaves to
handle up to 64 priority levels.  e master controls the slaves through the 3 line cascade bus.  e
cascade bus acts like chip selects to the slaves during the INTA sequence. ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Microprocessors and Microcontrollers  by Pearson

Microprocessors and Microcontrollers by Pearson

Lyla B Das

Publisher Resources

ISBN: 9781282663169