Note:Setup requirements for asynchronous signals only to guarantee recognition at next CLK.
CLK
Any CLK Cycle
TCLAV
LOCK
Any CLK Cycle
TCLAV
V
cc
CLK
RESET
TDVCL
TCLDX
≥4 CLK CYCLES
≥50μ sec
BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)RESET TIMING
CLK
TCLGH
TCLCL
8086
Previous grant
TGVCH
TCHGX
PULSE 3
COPROCESSOR
RELEASE
COPROCESSOR
8086
(SEE NOTE 1)
Any CLK Cycle
PULSE 1
COPROCESSOR
RQ
RQ/GT
TCLAZ
PULSE 2
8086 GT
>0–CLK Cycle
TCLCL
TCLGH
TCLGL
AD
15
–AD
0
A
19
/S
6
–A
16
/S
3
S
2
, S
1
, S
0
RD, LOCK
BHE
/
S7
Note: The coprocessor may not drive the buses outside the region shown without risking contention.
REQUEST/
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.