Skip to Main Content
The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
book

The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition

by Lyla B. Das
May 2024
Intermediate to advanced content levelIntermediate to advanced
665 pages
23h 2m
English
Pearson India
Content preview from The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
256 THE x86 MICROPROCESSORS
to type number 2.  e routine corresponding to this hardware interrupt can be tested by using
the instruction INT 2. In eff ect, a hardware interrupt on the NMI pin and the software instruc-
tion INT 2 takes us to the same absolute address. Similarly, the eff ect of a ‘divide by zero’ error
can be simulated by writing the instruction INT 0 which takes control to the ISR which has
been written for the ‘divide by zero’ error.
What Is the Size of an Interrupt Instruction?
e format of an interrupt instruction is INT n where n can only be a byte.  e opcode for INT
is ‘CD’, again a byte – for example INT 5 has the opcode CD 05.  us, an interrupt instruc-
tion is 2 bytes long, except the breakpoint interrupt INT 3 which ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Microprocessors and Microcontrollers  by Pearson

Microprocessors and Microcontrollers by Pearson

Lyla B Das

Publisher Resources

ISBN: 9781282663169