Skip to Main Content
The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
book

The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition

by Lyla B. Das
May 2024
Intermediate to advanced content levelIntermediate to advanced
665 pages
23h 2m
English
Pearson India
Content preview from The X86 Microprocessors: Architecture and Programming (8086 to Pentium), 1st Edition
246 THE x86 MICROPROCESSORS
KEY POINTS OF THIS CHAPTER
Memory mapped I/O causes I/O space to encroach on the memory address space of the
processor.
Active low control signals prevent accidental triggering by noise voltages or open connections.
74LS138 is a very popular 3 to 8 decoder.
The number of locations in a memory chip is 2
N
where N is the number of address lines of the chip.
Memory is always organized as ‘banks’.
The BHE signal goes low when the addressed byte is in the upper bank of memory.
The LSB of the address bus i.e., A
0
is used to enable the low bank of memory.
Memory chips have tri-state bu ers and latches inside the chip ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Microprocessors and Microcontrollers  by Pearson

Microprocessors and Microcontrollers by Pearson

Lyla B Das

Publisher Resources

ISBN: 9781282663169