8086 has a 16-bit memory bus – which means that data transfer can occur at a maximum
rate of 16 bits (one word) per bus cycle. However, sometimes only a byte needs to be accessed.
is means that the processor must have both options – i.e., both byte and word transfer must
be possible. We know that for a word transfer, two byte locations must be accessed i.e., two
addresses are actually needed.
Figure 7.9 | Partial address decoding
A
14
o
A
0
–A
13
16K×8
RAM
16K×8
ROM
CSCS
Figure 7.10 | Partial address decoding using two address lines
A
14
A
13
A
0
–A
12
o
8K×8
RAM
8K×8
EPROM
CS
o
CS
236 THE x86 MICROPROCESSORS
Keeping ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.
O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.
Julian F.
Head of Cybersecurity
I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.
Addison B.
Field Engineer
I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.
Amir M.
Data Platform Tech Lead
I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.