Figure 11.23 | Address generation for DMA operation
8 bits of the address available with it. ese data lines are fed to the input of an 8-bit
latch (See Fig 11.23) which is clocked by the ADSTB (Address Strobe) signal. us at the
output of this 8-bit latch, the upper 8 bits of the 16-bit address is available and it can then
be removed from the data lines of the 8237 chip.
During DMA operation, the address on the address bus goes on incrementing. e lowest iii)
8 bits increments from 00 to FFH and then has to overfl ow to ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.