signal to the module originating the highest priority request. us, this module can acquire the
control of the system bus and it then activates the common ‘bus busy’ line. is is depicted in
Fig. 13.7b. e priority may be preset (in this case it can happen that low priority master mod-
ules cannot access the system bus at all, or after a long delay only), or it may use a round-robin
scheme (the highest priority at a particular time instant is assigned to the right side neighbor
of the master module currently using the system bus). In the latter case all master modules have
equal chance in accessing the system ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.