book

Design Recipes for FPGAs: Using Verilog and VHDL

Name: Design Recipes for FPGAs: Using Verilog and VHDL
Author: Peter Wilson
ISBN: 9780080548425

by Peter Wilson

February 2011

Intermediate to advanced

320 pages

10h 19m

English

Newnes

Read now

Unlock full access

Chapter 2 An FPGA Primer
IntroductionFPGA evolution
Programmable logic devices
Field programmable gate arrays
FPGA design techniques
Design constraints using FPGAsSummary
Chapter 3 A VHDL Primer The Essentials
Introduction
Entity: model interface
Architecture: model behavior
Process: basic functional unit in VHDL
Basic variable types and operators
Decisions and loops
Hierarchical design
Debugging models
Basic data types
Summary
Chapter 4 Design Automation and Testing for FPGAs
Simulation
Libraries
Synthesis
Physical design flow
Place and route
Timing analysisDesign pitfalls
VHDL issues for FPGA design
Summary
Part 2 Applications
Chapter 5 Images and High-Speed Processing
Introduction
The camera link interface
Getting started
Specifying the interfaces
Defining the top level design
System block definitions and interfaces
The cameralink interface
The PC interface
Summary
Chapter 6 Embedded Processors
IntroductionA simple embedded processor
Soft core processors on an FPGA
Summary
Part 3 Designer's Toolbox
Chapter 7 Serial Communications
IntroductionManchester encoding and decoding
NRZ coding and decoding
NRZI coding and decoding
RS-232
Universal Serial Bus
Summary
Chapter 8 Digital Filters
Introduction
Converting S-domain to Z-domain
Implementing Z-domain functions in VHDL
Basic low pass filter model
FIR filters
IIR filters
Summary
Chapter 9 Secure Systems
Introduction to block ciphersFeistel lattice structures
The Data Encryption Standard (1/2)
The Data Encryption Standard (2/2)
Advanced Encryption Standard
Implementing AES in VHDL (1/3)
Implementing AES in VHDL (2/3)
Implementing AES in VHDL (3/3)
Summary
Chapter 10 Memory
Introduction
Modeling memory in VHDL
Read Only Memory
Random Access Memory
Synchronous RAM
FLASH memory
Summary
Chapter 11 PS/2 Mouse Interface
IntroductionPS/2 mouse basics
PS/2 mouse commands
PS/2 mouse data packetsPS/2 operation modes
PS/2 mouse with wheel
Basic PS/2 mouse handler VHDL
Modified PS/2 mouse handler VHDL
Summary
Chapter 12 PS/2 Keyboard Interface
IntroductionPS/2 keyboard basics
PS/2 keyboard commands
PS/2 keyboard data packetsPS/2 keyboard operation modes
Summary
Chapter 13 A Simple VGA Interface
Introduction
Basic pixel timing
Image handlingVGA interface VHDL
Horizontal sync
Vertical sync
Horizontal and vertical blanking pulses
Calculating the correct pixel data
Summary
Part 4 Optimizing Designs
Chapter 14 Synthesis
Introduction
VHDL supported in RTL synthesis
Some interesting cases where synthesis may fail
What is being synthesized?
Summary
Chapter 15 Behavioral Modeling in VHDL
IntroductionHow to go from RTL to behavioral VHDL
Summary
Chapter 16 Design Optimization
IntroductionTechniques for logic optimization
Improving performance
Critical path analysis
Summary
Chapter 17 VHDL-AMS
Introduction
Introduction to VHDL-AMS
Analog pins: TERMINALS
Mixed-domain modeling
Analog variables: quantities
Simultaneous equations in VHDL-AMS
A VHDL-AMS example
Differential equations in VHDL-AMS
Mixed-signal modeling with VHDL-AMS
A basic switch model
Basic VHDL-AMS comparator model
Multiple domain modeling
Summary
Chapter 18 Design Optimization Example: DES
IntroductionThe DES
Moods
Initial design
Initial synthesis
Optimizing the data path
Final optimization
Results
Triple DES
Comparing the approaches
Summary
Part 5 Fundamental Techniques
Chapter 19 Counters
IntroductionBasic binary counter
Synthesized simple binary counter
Shift register
The Johnson counter
BCD counter
Summary
Chapter 20 Latches, Flip-Flops and Registers
IntroductionLatches
Flip-flops
Registers
Summary
Chapter 21 Serial to Parallel & Parallel to Serial Conversion
Serial to Parallel Conversion
Parallel to Serial Conversion
Summary
Chapter 22 ALU Functions
IntroductionLogic functions
1-bit adder
Structural n-bit addition
Configurable n-bit addition
Twos complement
Summary
Chapter 23 Decoders and Multiplexers
Decoders
Multiplexers
Summary
Chapter 24 Finite State Machines in VHDL
IntroductionState transition diagrams
Implementing FSM in VHDL
Summary
Chapter 25 Fixed Point Arithmetic in VHDL
Introduction
Basic fixed point types
Fixed point functions
Testing the fixed point function
Summary
Chapter 26 Binary Multiplication
IntroductionBasic binary multiplication
VHDL unsigned multiplier
Synthesis of the multiplication function
'Simple' multiplication
Summary
Chapter 27 Bibliography
IntroductionUseful texts for VHDL
Useful Texts for FPGAs
General Digital Design Books
Index
ABCDEFL
M
PRSV
Z

Content preview from Design Recipes for FPGAs: Using Verilog and VHDL

Design Recipes for FPGAs

additional delays due to the technology library gate delays, poten-

tially resulting in glitches or hazards. An example of a multiple

gate combinatorial architecture using internal signal declarations

is given below:

architecture behavioural of test is

signal int1, int2 : bit;

begin

int1 <= in1 and in2;

int2 <= in3 or in4;

out1 <= int1 xor int2;

end architecture behavioural;

Process: basic functional unit in VHDL

The process in VHDL is the mechanism by which sequential state-

ments can be executed in the correct sequence, and with more than

one process, concurrently. Each process consists of a sensitivity list,

declarations and statements. ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

Read now

Unlock full access

More than 5,000 organizations count on O’Reilly

O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.

Julian F.

Head of Cybersecurity

I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.

Addison B.

Field Engineer

I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.

Amir M.

Data Platform Tech Lead

I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.

Mark W.

Embedded Software Engineer

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

Publisher Resources

ISBN: 9780080548425

Cloud Computing

Data Engineering

Data Science

AI & ML

Programming Languages

Software Architecture

IT/Ops

Security

Design

Business

Soft Skills

Design Recipes for FPGAs: Using Verilog and VHDL

by Peter Wilson

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.

More than 5,000 organizations count on O’Reilly

Julian F.

Addison B.

Amir M.

Mark W.

You might also like

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

VHDL: Programming by Example

Verilog Coding for Logic Synthesis

Rapid System Prototyping with FPGAs

Publisher Resources