bit 2 of T2CON SFR. e Counters, TL2 and TH2, are interfaced with RCAP2L and RCAP2H registers.
is interfacing is bi-directional (only one direction is shown in Fig. 15.13). Timer 2 interrupt is generated
by activation of either of the two fl ags, namely TF2 and EXF2. ey are bit 7 and bit 6 of T2CON SFR.
Once Timer 2 interrupt is evoked, the fl ag responsible for generating the interrupt must be cleared by the
ISR itself. is is a major diff erence with the previous two Timers where the interrupt fl ag was automati-
cally cleared by the processor itself during branching to the ISR.
External control through T2EX pin (P1.1) is also available ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.
O’Reilly covers everything we've got, with content to help us build a world-class technology community, upgrade the capabilities and competencies of our teams, and improve overall team performance as well as their engagement.
Julian F.
Head of Cybersecurity
I wanted to learn C and C++, but it didn't click for me until I picked up an O'Reilly book. When I went on the O’Reilly platform, I was astonished to find all the books there, plus live events and sandboxes so you could play around with the technology.
Addison B.
Field Engineer
I’ve been on the O’Reilly platform for more than eight years. I use a couple of learning platforms, but I'm on O'Reilly more than anybody else. When you're there, you start learning. I'm never disappointed.
Amir M.
Data Platform Tech Lead
I'm always learning. So when I got on to O'Reilly, I was like a kid in a candy store. There are playlists. There are answers. There's on-demand training. It's worth its weight in gold, in terms of what it allows me to do.