March 2006
Intermediate to advanced
576 pages
11h 43m
English
book
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
by Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter
Content preview from Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded SystemsBecome an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
Start your free trial
INDEX
Ack signal, 284
Ada, 81
augmented full, 316
base-B, 294
B's complement, 350
carry-lookahead, 310, 311, 317
carry-save, 335
carry-skip, 294–298, 323, 325, 327
decimal, 291
excess-E, 352
5-operand, 340
floating point, 527
FPGA implementation, 322
integers, 350
long-operand, 327
modulo m, 481
m-operand, 274
natural numbers, 289
pipelined, 282
ripple-carry, 289
7-operand 1-bit, 339
sign-magnitude, 355
statistical approach, 348
termination detection, 346
B's complement, 352
floating point, 537
Addition, 55
basic algorithm, 56
B's complement, 71
carry-chain, 56
carry-lookahead, 66
carry-save, 69
carry-save long multioperand, 70
excess-E, 78
floating point numbers, 515, 518
integer(s), 71
long multioperand, 70
modulo m, 212
multioperand, 67
natural numbers, 55
parallel-prefix, 63
sign-magnitude, 79
Additive normalization, 468
algorithm, 2
Alignment, 527
circuit, 528
Application specific instruction set processors (ASIP), 246, 250
Application specific integrated circuits (ASIC), 2, 240, 252, 271
design flow, 255
full-custom, 252
gate array, 253
semicustom, 253
standard-cell based, 254
Array
carry-save, 334
multioperand addition, 331
ASIC, see Application specific integrated circuits
ASIP, see Application specific instruction set processors
Augmented full adder, 316
B's complement, 166
adder, 350
adder-subtracter, ...