Skip to Content
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
book

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

by Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter
March 2006
Intermediate to advanced
576 pages
11h 43m
English
Wiley-Interscience
Content preview from Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

8.2 OPERATIONS IN GF(p)

If p is a prime number, then Zp is the Galois field GF(p), and every nonzero element y of Zp has an inverse y−1. Unless p is small—in which case all inverses could have been previously computed and stored in a table—the computation of z = x−1 mod p is based on the extended Euclidean algorithm (Chapter 2, Section 2.1.2), which allows the expression of the greatest common divider of two natural numbers x and y in the form

image

where b and c are integers. Given x and p, the computation of z = x−1 mod p is made up of a sequence of integer divisions:

image

It has been demonstrated (Chapter 2, Section 2.1.2) that r(i) = b(i).p + c(i).x, so that

image

Taking into account that

image

and

image

after some finite number of steps, a remainder r(i + 2) is obtained such that

image

so

image

and

The corresponding algorithm ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ASIC and FPGA Verification

ASIC and FPGA Verification

Richard Munden

Publisher Resources

ISBN: 9780471687832Purchase book