Skip to Content
Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL
book

Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL

by Mohammed Ferdjallah
July 2011
Intermediate to advanced content levelIntermediate to advanced
225 pages
6h 22m
English
Wiley
Content preview from Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL

6.6 FOUR-VARIABLE KARNAUGH MAP

A four-variable map is constructed similarly to the three-variable Karnaugh map, but now two three-variable maps are combined. Figure 6.6 shows the structure and minterm locations of a four-variable Karnaugh map. Notice that the values of x1 and x2 and of x3 and x4 count in the order 00, 01, 11, 10 rather than the usual 00, 01, 10, 11. This ensures that each cell varies by only one bit position from each adjacent cell. The map also wraps around itself, so the top and bottom cells are adjacent to each other. The cells of the rightmost column are adjacent to those in the leftmost column of the map. The four corner cells are also adjacent and form a group of four minterms.

Figure 6.7 shows an example of a four-variable function reduced in a four-variable Karnaugh map. Notice that just as the top and bottom edges of a map are adjacent, so are the right and left edges. This is shown by the 1's in the four corners of the map, which can be enclosed within one circle, forming a group of four 1's. The rest of the 1's are then enclosed within the other circles to complete the function as shown in Figure 6.7.

images

Figure 6.6 Four-Variable Karnaugh Map

In all previous examples, the Karnaugh maps had unique solutions for the function f. However, other choices are sometimes available to minimize the function. In this case the solution is not unique. Such an example is ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Digital Systems Design with FPGAs and CPLDs

Digital Systems Design with FPGAs and CPLDs

Ian Grout
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Jean-Pierre Deschamps, Gery J.A. Bioul, Gustavo D. Sutter

Publisher Resources

ISBN: 9780470900550Purchase book