Processor Description Languages

13.3 Modeling NISC Architectures and Systems 351

1

2

3

4

5

6

1

2

3

4

5

6

void send(int N, int* data)

{

while(__$ci_Size()!⫽0);

for(i⫽0;i<N; i⫹⫹)

__$ci_Push(data[i]);

}

void receive(int N, int* data)

{

for(i⫽0;i<N; i⫹⫹){

while(__$ci_Size()⫽⫽0);

data[i⫹⫹] ⫽ __$ci_Pop();}

}

(a) (b)

FIGURE 13.21

(a) Send, and (b) receive driver code for point-to-point queue-based CIs.

Simulatable

Pre-processor

HDL Generator

GNR

Synthesizable

Cycle-accurate

C code

Third-Party Core

Core Translator

FIGURE 13.22

The flow of an RTL generator.

Similarly, other communication protocols can be captured using this approach.

For complex protocols,the time-critical parts are implemented using an FSM inside ...