RISC
The RISC architecture employs a simpler set of more general instructions, with each instruction typically executed in one clock cycle. RISC instructions are designed to be simple and uniform, allowing for high performance through pipelining and efficient use of registers. For example, to add two numbers, you could use assembly language instructions such as LDR for load, ADD for addition, and STR for storing the result back to memory, as well as involving various CPU registers (R1, R2, R3 etc).
LDR R1, [1000] ; Load value from memory address 1000 into register R1
LDR R2, [1001] ; Load value from memory address 1001 into register R2
ADD R3, R1, R2 ; Add values in R1 and R2, store the result in R3
STR R3, [1010] ; Store value from R3 into ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Read now
Unlock full access