
466
CHAPTER
7 Scalable Multiprocessors
Λ
,.ν^--·"^
DRAM
1
DRAM
Mem
Ctrl
Vector
unit
|_
/
r¿
^
/ Diagnostics network
\
Control
network
\ \
\^
Data network
\ \
üSflö öüüö
ü
ιιιι
^-'~ Processing-·^
P
^S££5
Control
I/O
partition
\
paraiiun
processors
partition
DRAM
DRAM
Mem
Ctrl
Data
Control
networks network
Vector
unit
1
1
$
H
MMU
Ctrl
J
1 _=
Γ"
SPARC
Nl
1
MRIK
$
SRA
1
FPU
M
|
FIGURE 7.5 CM-5 machine organization. Each node is a repackaged SparcStation chip set (proces-
sor, FPU, MMU, cache, memory controller, and DRAM) with a network interface chip on the MBUS. The
networks (data, control, and diagnostics) form
a
"scalable backplane" connecting