Parallel Computer Architecture

1.2 Convergence of Parallel Architectures 35

□

$2 $2 Mem Ctrl

Bus

interface/switch

T=^=*

CPU/mem

cards

Gigaplane

bus

(256

data,

41

address,

83 MHz)

o

_

τ

Bus

interface

in

U

μτ

O

O

<r>

Z>

CO

to j

to

3

GQ

I ^ I

to

Γ)

00

O)

c

c

x:

U

CD

LL.

(N

I/O cards

FIGURE 1.18 Physical and logical organization of the Sun Enterprise Server. A larger-scale

design is illustrated by the Sun UltraSparc-based Enterprise multiprocessor server. The diagram shows its

physical structure and logical organization. A wide (256-bit), highly pipelined memory bus delivers 2.5

GB/s of memory bandwidth. This design uses a hierarchical structure, where each card is either a