Parallel Computer Architecture

486

CHAPTER

7 Scalable Multiprocessors

for the remainder of the design, including how input buffering is performed, how

protection is enforced, how many times data is copied within the node, how

addresses are translated, and so on. The minimal interpretation of the incoming

transaction is not to interpret it at all. It is viewed as a raw physical bit stream and is

simply deposited in memory or registers. More specific interpretation provides user-

level messages, a global virtual address space, or even a global physical address

space. In the following sections, we will examine each of these in turn. We look at

important machines that embody